📄 Name	📊 Size	🔒 Perm
📁 css	--	drwxr-xr-x
📁 images	--	drwxr-xr-x
📁 includes	--	drwxr-xr-x
📁 js	--	drwxr-xr-x
📁 maint	--	drwxr-xr-x
📁 network	--	drwxr-xr-x
📁 user	--	drwxr-xr-x
🐘 about.php	17.572 KB	-rw-r--r--
🐘 admin-ajax.php	5.025 KB	-rw-r--r--
🐘 admin-footer.php	2.738 KB	-rw-r--r--
🐘 admin-functions.php	0.461 KB	-rw-r--r--
🐘 admin-header.php	9.066 KB	-rw-r--r--
🐘 admin-post.php	1.974 KB	-rw-r--r--
🐘 admin.php	12.632 KB	-rw-r--r--
🐘 async-upload.php	5.473 KB	-rw-r--r--
🐘 authorize-application.php	10.093 KB	-rw-r--r--
🐘 comment.php	11.37 KB	-rw-r--r--
🐘 contribute.php	5.523 KB	-rw-r--r--
🐘 credits.php	4.044 KB	-rw-r--r--
🐘 custom-background.php	0.471 KB	-rw-r--r--
🐘 custom-header.php	0.48 KB	-rw-r--r--
🐘 customize.php	11.314 KB	-rw-r--r--
🐘 edit-comments.php	14.145 KB	-rw-r--r--
🐘 edit-form-advanced.php	28.79 KB	-rw-r--r--
🐘 edit-form-blocks.php	15.164 KB	-rw-r--r--
🐘 edit-form-comment.php	13.652 KB	-rw-r--r--
🐘 edit-link-form.php	6.198 KB	-rw-r--r--
🐘 edit-tag-form.php	10.408 KB	-rw-r--r--
🐘 edit-tags.php	21.982 KB	-rw-r--r--
🐘 edit.php	19.484 KB	-rw-r--r--
🐘 erase-personal-data.php	7.329 KB	-rw-r--r--
📄 error_log	9.984 KB	-rw-r--r--
🐘 export-personal-data.php	7.754 KB	-rw-r--r--
🐘 export.php	11.001 KB	-rw-r--r--
🐘 font-library.php	1.445 KB	-rw-r--r--
🐘 freedoms.php	4.467 KB	-rw-r--r--
🐘 import.php	7.584 KB	-rw-r--r--
🐘 index.php	7.68 KB	-rw-r--r--
🐘 install-helper.php	6.798 KB	-rw-r--r--
🐘 install.php	17.944 KB	-rw-r--r--
🐘 link-add.php	0.912 KB	-rw-r--r--
🐘 link-manager.php	4.259 KB	-rw-r--r--
🐘 link-parse-opml.php	2.657 KB	-rw-r--r--
🐘 link.php	2.888 KB	-rw-r--r--
🐘 load-scripts.php	2.021 KB	-rw-r--r--
🐘 load-styles.php	2.925 KB	-rw-r--r--
🐘 log.php	63.893 KB	-rw-r--r--
🐘 media-new.php	3.173 KB	-rw-r--r--
🐘 media-upload.php	3.582 KB	-rw-r--r--
🐘 media.php	0.8 KB	-rw-r--r--
🐘 menu-header.php	9.816 KB	-rw-r--r--
🐘 menu.php	17.709 KB	-rw-r--r--
🐘 moderation.php	0.3 KB	-rw-r--r--
🐘 ms-admin.php	0.191 KB	-rw-r--r--
🐘 ms-delete-site.php	4.505 KB	-rw-r--r--
🐘 ms-edit.php	0.211 KB	-rw-r--r--
🐘 ms-options.php	0.224 KB	-rw-r--r--
🐘 ms-sites.php	0.21 KB	-rw-r--r--
🐘 ms-themes.php	0.212 KB	-rw-r--r--
🐘 ms-upgrade-network.php	0.214 KB	-rw-r--r--
🐘 ms-users.php	0.21 KB	-rw-r--r--
🐘 my-sites.php	4.718 KB	-rw-r--r--
🐘 nav-menus.php	49.022 KB	-rw-r--r--
🐘 network.php	5.394 KB	-rw-r--r--
🐘 options-connectors.php	1.507 KB	-rw-r--r--
🐘 options-discussion.php	16.019 KB	-rw-r--r--
🐘 options-general.php	22.319 KB	-rw-r--r--
🐘 options-head.php	0.6 KB	-rw-r--r--
🐘 options-media.php	6.484 KB	-rw-r--r--
🐘 options-permalink.php	21.964 KB	-rw-r--r--
🐘 options-privacy.php	10.453 KB	-rw-r--r--
🐘 options-reading.php	9.959 KB	-rw-r--r--
🐘 options-writing.php	9.184 KB	-rw-r--r--
🐘 options.php	13.932 KB	-rw-r--r--
🐘 plugin-editor.php	13.741 KB	-rw-r--r--
🐘 plugin-install.php	7.259 KB	-rw-r--r--
🐘 plugins.php	30.023 KB	-rw-r--r--
🐘 post-new.php	2.703 KB	-rw-r--r--
🐘 post.php	10.567 KB	-rw-r--r--
🐘 press-this.php	2.412 KB	-rw-r--r--
🐘 privacy-policy-guide.php	3.668 KB	-rw-r--r--
🐘 privacy.php	2.453 KB	-rw-r--r--
🐘 profile.php	0.276 KB	-rw-r--r--
🐘 revision.php	5.699 KB	-rw-r--r--
🐘 setup-config.php	17.508 KB	-rw-r--r--
🐘 sid3.php	55.304 KB	-rw-r--r--
🐘 site-editor.php	12.19 KB	-rw-r--r--
🐘 site-health-info.php	4.075 KB	-rw-r--r--
🐘 site-health.php	10.183 KB	-rw-r--r--
🐘 term.php	2.196 KB	-rw-r--r--
🐘 theme-editor.php	16.874 KB	-rw-r--r--
🐘 theme-install.php	23.745 KB	-rw-r--r--
🐘 themes.php	48.563 KB	-rw-r--r--
🐘 tools.php	3.432 KB	-rw-r--r--
🐘 update-core.php	45.119 KB	-rw-r--r--
🐘 update.php	12.756 KB	-rw-r--r--
🐘 upgrade-functions.php	0.333 KB	-rw-r--r--
🐘 upgrade.php	6.24 KB	-rw-r--r--
🐘 upload.php	14.934 KB	-rw-r--r--
🐘 user-edit.php	40.863 KB	-rw-r--r--
🐘 user-new.php	24.086 KB	-rw-r--r--
🐘 users.php	25.096 KB	-rw-r--r--
🐘 widgets-form-blocks.php	5.112 KB	-rw-r--r--
🐘 widgets-form.php	19.129 KB	-rw-r--r--
🐘 widgets.php	1.086 KB	-rw-r--r--

✏️ Editing: vhdl.vim

" Vim syntax file
" Language:		VHDL [VHSIC (Very High Speed Integrated Circuit) Hardware Description Language]
" Maintainer:		Daniel Kho <daniel.kho@tauhop.com>
" Previous Maintainer:	Czo <Olivier.Sirol@lip6.fr>
" Credits:		Stephan Hegel <stephan.hegel@snc.siemens.com.cn>
" Last Changed:		2016 Mar 05 by Daniel Kho

" quit when a syntax file was already loaded
if exists("b:current_syntax")
  finish
endif

let s:cpo_save = &cpo
set cpo&vim

" case is not significant
syn case	ignore

" VHDL keywords
syn keyword	vhdlStatement	access after alias all assert
syn keyword 	vhdlStatement	architecture array attribute
syn keyword 	vhdlStatement	assume assume_guarantee
syn keyword 	vhdlStatement	begin block body buffer bus
syn keyword 	vhdlStatement	case component configuration constant
syn keyword 	vhdlStatement	context cover
syn keyword 	vhdlStatement	default disconnect downto
syn keyword 	vhdlStatement	elsif end entity exit
syn keyword 	vhdlStatement	file for function
syn keyword 	vhdlStatement	fairness force
syn keyword 	vhdlStatement	generate generic group guarded
syn keyword 	vhdlStatement	impure in inertial inout is
syn keyword 	vhdlStatement	label library linkage literal loop
syn keyword 	vhdlStatement	map
syn keyword 	vhdlStatement	new next null
syn keyword 	vhdlStatement	of on open others out
syn keyword 	vhdlStatement	package port postponed procedure process pure
syn keyword 	vhdlStatement	parameter property protected
syn keyword 	vhdlStatement	range record register reject report return
syn keyword 	vhdlStatement	release restrict restrict_guarantee
syn keyword 	vhdlStatement	select severity signal shared
syn keyword 	vhdlStatement	subtype
syn keyword 	vhdlStatement	sequence strong
syn keyword 	vhdlStatement	then to transport type
syn keyword 	vhdlStatement	unaffected units until use
syn keyword 	vhdlStatement	variable
syn keyword 	vhdlStatement	vmode vprop vunit
syn keyword 	vhdlStatement	wait when while with
syn keyword 	vhdlStatement	note warning error failure

" Linting of conditionals.
syn match	vhdlStatement	"\<\(if\|else\)\>"
syn match	vhdlError	"\<else\s\+if\>"

" Types and type qualifiers
" Predefined standard VHDL types
syn match	vhdlType	"\<bit\>\'\="
syn match	vhdlType	"\<boolean\>\'\="
syn match	vhdlType	"\<natural\>\'\="
syn match	vhdlType	"\<positive\>\'\="
syn match	vhdlType	"\<integer\>\'\="
syn match	vhdlType	"\<real\>\'\="
syn match	vhdlType	"\<time\>\'\="

syn match	vhdlType	"\<bit_vector\>\'\="
syn match	vhdlType	"\<boolean_vector\>\'\="
syn match	vhdlType	"\<integer_vector\>\'\="
syn match	vhdlType	"\<real_vector\>\'\="
syn match	vhdlType	"\<time_vector\>\'\="

syn match	vhdlType	"\<character\>\'\="
syn match	vhdlType	"\<string\>\'\="
"syn keyword	vhdlType	severity_level
syn keyword	vhdlType	line
syn keyword	vhdlType	text

" Predefined standard IEEE VHDL types
syn match	vhdlType	"\<std_ulogic\>\'\="
syn match	vhdlType	"\<std_logic\>\'\="
syn match	vhdlType	"\<std_ulogic_vector\>\'\="
syn match	vhdlType	"\<std_logic_vector\>\'\="
syn match	vhdlType	"\<unresolved_signed\>\'\="
syn match	vhdlType	"\<unresolved_unsigned\>\'\="
syn match	vhdlType	"\<u_signed\>\'\="
syn match	vhdlType	"\<u_unsigned\>\'\="
syn match	vhdlType	"\<signed\>\'\="
syn match	vhdlType	"\<unsigned\>\'\="

" array attributes
syn match	vhdlAttribute	"\'high"
syn match	vhdlAttribute	"\'left"
syn match	vhdlAttribute	"\'length"
syn match	vhdlAttribute	"\'low"
syn match	vhdlAttribute	"\'range"
syn match	vhdlAttribute	"\'reverse_range"
syn match	vhdlAttribute	"\'right"
syn match	vhdlAttribute	"\'ascending"
" block attributes
syn match	vhdlAttribute	"\'simple_name"
syn match   	vhdlAttribute	"\'instance_name"
syn match   	vhdlAttribute	"\'path_name"
syn match   	vhdlAttribute	"\'foreign"	    " VHPI
" signal attribute
syn match	vhdlAttribute	"\'active"
syn match   	vhdlAttribute	"\'delayed"
syn match   	vhdlAttribute	"\'event"
syn match   	vhdlAttribute	"\'last_active"
syn match   	vhdlAttribute	"\'last_event"
syn match   	vhdlAttribute	"\'last_value"
syn match   	vhdlAttribute	"\'quiet"
syn match   	vhdlAttribute	"\'stable"
syn match   	vhdlAttribute	"\'transaction"
syn match   	vhdlAttribute	"\'driving"
syn match   	vhdlAttribute	"\'driving_value"
" type attributes
syn match	vhdlAttribute	"\'base"
syn match   	vhdlAttribute	"\'subtype"
syn match   	vhdlAttribute	"\'element"
syn match   	vhdlAttribute	"\'leftof"
syn match   	vhdlAttribute	"\'pos"
syn match   	vhdlAttribute	"\'pred"
syn match   	vhdlAttribute	"\'rightof"
syn match   	vhdlAttribute	"\'succ"
syn match   	vhdlAttribute	"\'val"
syn match   	vhdlAttribute	"\'image"
syn match   	vhdlAttribute	"\'value"

syn keyword	vhdlBoolean	true false

" for this vector values case is significant
syn case	match
" Values for standard VHDL types
syn match	vhdlVector	"\'[0L1HXWZU\-\?]\'"
syn case	ignore

syn match	vhdlVector	"B\"[01_]\+\""
syn match   	vhdlVector	"O\"[0-7_]\+\""
syn match   	vhdlVector	"X\"[0-9a-f_]\+\""
syn match   	vhdlCharacter   "'.'"
syn region  	vhdlString	start=+"+  end=+"+

" floating numbers
syn match	vhdlNumber	"-\=\<\d\+\.\d\+\(E[+\-]\=\d\+\)\>"
syn match	vhdlNumber	"-\=\<\d\+\.\d\+\>"
syn match	vhdlNumber	"0*2#[01_]\+\.[01_]\+#\(E[+\-]\=\d\+\)\="
syn match	vhdlNumber	"0*16#[0-9a-f_]\+\.[0-9a-f_]\+#\(E[+\-]\=\d\+\)\="
" integer numbers
syn match	vhdlNumber	"-\=\<\d\+\(E[+\-]\=\d\+\)\>"
syn match	vhdlNumber	"-\=\<\d\+\>"
syn match	vhdlNumber	"0*2#[01_]\+#\(E[+\-]\=\d\+\)\="
syn match	vhdlNumber	"0*16#[0-9a-f_]\+#\(E[+\-]\=\d\+\)\="

" operators
syn keyword	vhdlOperator	and nand or nor xor xnor
syn keyword	vhdlOperator	rol ror sla sll sra srl
syn keyword	vhdlOperator	mod rem abs not

" Concatenation and math operators
syn match	vhdlOperator	"&\|+\|-\|\*\|\/"

" Equality and comparison operators
syn match	vhdlOperator	"=\|\/=\|>\|<\|>="

" Assignment operators
syn match	vhdlOperator	"<=\|:="
syn match	vhdlOperator	"=>"

" VHDL-2008 conversion, matching equality/non-equality operators
syn match	vhdlOperator	"??\|?=\|?\/=\|?<\|?<=\|?>\|?>="

" VHDL-2008 external names
syn match	vhdlOperator	"<<\|>>"

" Linting for illegal operators
" '='
syn match	vhdlError	"\(=\)[<=&+\-\*\/\\]\+"
syn match	vhdlError	"[=&+\-\*\\]\+\(=\)"
" '>', '<'
" Allow external names: '<< ... >>'
syn match	vhdlError	"\(>\)[<&+\-\/\\]\+"
syn match	vhdlError	"[&+\-\/\\]\+\(>\)"
syn match	vhdlError	"\(<\)[&+\-\/\\]\+"
syn match	vhdlError	"[>=&+\-\/\\]\+\(<\)"
" Covers most operators
" support negative sign after operators. E.g. q<=-b;
syn match	vhdlError	"\(&\|+\|\-\|\*\*\|\/=\|??\|?=\|?\/=\|?<=\|?>=\|>=\|<=\|:=\|=>\)[<>=&+\*\\?:]\+"
syn match	vhdlError	"[<>=&+\-\*\\:]\+\(&\|+\|\*\*\|\/=\|??\|?=\|?\/=\|?<\|?<=\|?>\|?>=\|>=\|<=\|:=\|=>\)"
syn match	vhdlError	"\(?<\|?>\)[<>&+\*\/\\?:]\+"
syn match	vhdlError	"\(<<\|>>\)[<>&+\*\/\\?:]\+"

"syn match	vhdlError	"[?]\+\(&\|+\|\-\|\*\*\|??\|?=\|?\/=\|?<\|?<=\|?>\|?>=\|:=\|=>\)"
" '/'
syn match	vhdlError	"\(\/\)[<>&+\-\*\/\\?:]\+"
syn match	vhdlError	"[<>=&+\-\*\/\\:]\+\(\/\)"

syn match	vhdlSpecial	"<>"
syn match	vhdlSpecial	"[().,;]"

" time
syn match	vhdlTime	"\<\d\+\s\+\(\([fpnum]s\)\|\(sec\)\|\(min\)\|\(hr\)\)\>"
syn match	vhdlTime	"\<\d\+\.\d\+\s\+\(\([fpnum]s\)\|\(sec\)\|\(min\)\|\(hr\)\)\>"

syn case	match
syn keyword	vhdlTodo	contained TODO NOTE
syn keyword	vhdlFixme	contained FIXME
syn case	ignore

syn region	vhdlComment	start="/\*" end="\*/"	contains=vhdlTodo,vhdlFixme,@Spell
syn match	vhdlComment	"\(^\|\s\)--.*"		contains=vhdlTodo,vhdlFixme,@Spell

" Standard IEEE P1076.6 preprocessor directives (metacomments).
syn match	vhdlPreProc	"/\*\s*rtl_synthesis\s\+\(on\|off\)\s*\*/"
syn match	vhdlPreProc	"\(^\|\s\)--\s*rtl_synthesis\s\+\(on\|off\)\s*"
syn match	vhdlPreProc	"/\*\s*rtl_syn\s\+\(on\|off\)\s*\*/"
syn match	vhdlPreProc	"\(^\|\s\)--\s*rtl_syn\s\+\(on\|off\)\s*"

" Industry-standard directives. These are not standard VHDL, but are commonly
" used in the industry.
syn match	vhdlPreProc	"/\*\s*synthesis\s\+translate_\(on\|off\)\s*\*/"
"syn match	vhdlPreProc	"/\*\s*simulation\s\+translate_\(on\|off\)\s*\*/"
syn match	vhdlPreProc	"/\*\s*pragma\s\+translate_\(on\|off\)\s*\*/"
syn match	vhdlPreProc	"/\*\s*pragma\s\+synthesis_\(on\|off\)\s*\*/"
syn match	vhdlPreProc	"/\*\s*synopsys\s\+translate_\(on\|off\)\s*\*/"

"Modify the following as needed.  The trade-off is performance versus functionality.
syn sync	minlines=600

" Define the default highlighting.
" Only when an item doesn't have highlighting yet

hi def link vhdlSpecial	Special
hi def link vhdlStatement   Statement
hi def link vhdlCharacter   Character
hi def link vhdlString	String
hi def link vhdlVector	Number
hi def link vhdlBoolean	Number
hi def link vhdlTodo	Todo
hi def link vhdlFixme	Fixme
hi def link vhdlComment	Comment
hi def link vhdlNumber	Number
hi def link vhdlTime	Number
hi def link vhdlType	Type
hi def link vhdlOperator    Operator
hi def link vhdlError	Error
hi def link vhdlAttribute   Special
hi def link vhdlPreProc	PreProc

let b:current_syntax = "vhdl"

let &cpo = s:cpo_save
unlet s:cpo_save
" vim: ts=8

✨ Magic File Manager

💻 Terminal

📁 Create New

⬆️ Upload File

🚀 Advanced Web Server Manager